Formal Modeling and Analysis of Power-Aware Real-Time Systems

Loading...
Thumbnail Image

Embargo Date

Related Collections

Degree type

Discipline

Subject

Funder

Grant number

License

Copyright date

Distributor

Related resources

Author

Philippou, Anna

Contributor

Abstract

The paper describes a unified formal framework for designing and reasoning about power-constrained, timed systems. The framework is based on process algebra, a formalism which has been developed to describe and analyze communicating, concurrent systems. The proposed extension allows the modeling of probilistic resource failures and power consumption by resources within the same formalism. Thus, it is possible to study several alternative power-consumption behaviors and tradeoffs in their timing and other characteristics. This paper describes the modeling and analysis techniques, and illustrates them with examples, including a power-aware ad-hoc network protocol.

Advisor

Date of presentation

2001-12-03

Conference name

Departmental Papers (CIS)

Conference dates

2023-05-16T22:29:02.000

Conference location

Date Range for Data Collection (Start Date)

Date Range for Data Collection (End Date)

Digital Object Identifier

Series name and number

Volume number

Issue number

Publisher

Publisher DOI

Journal Issues

Comments

Proceedings of IEEE/IEE Workshop on Real-Time Embedded Systems 2001 (RTES 2001), held directly before the 22nd IEEE Real-Time Systems Symposium 2001 (RTSS 2001).


Proceedings of IEEE/IEE Workshop on Real-Time Embedded Systems 2001 (RTES 2001), held directly before the 22nd IEEE Real-Time Systems Symposium 2001 (RTSS 2001).

Recommended citation

Collection